# **PXI Express**<sup>™</sup>

NI PXIe-1065 User Manual



#### Worldwide Technical Support and Product Information

ni.com

#### National Instruments Corporate Headquarters

11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100

#### **Worldwide Offices**

Australia 1800 300 800, Austria 43 662 457990-0, Belgium 32 (0) 2 757 0020, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 5050 9800, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 358 (0) 9 725 72511, France 01 57 66 24 24, Germany 49 89 7413130, India 91 80 41190000, Israel 972 3 6393737, Italy 39 02 41309277, Japan 0120-527196, Korea 82 02 3451 3400, Lebanon 961 (0) 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 (0) 348 433 466, New Zealand 0800 553 322, Norway 47 (0) 66 90 76 60, Poland 48 22 328 90 10, Portugal 351 210 311 210, Russia 7 495 783 6851, Singapore 1800 226 5886, Slovenia 386 3 425 42 00, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 (0) 8 587 895 00, Switzerland 41 56 2005151, Taiwan 886 02 2377 2222, Thailand 662 278 6777, Turkey 90 212 279 3031, United Kingdom 44 (0) 1635 523545

For further support information, refer to the *Technical Support and Professional Services* appendix. To comment on National Instruments documentation, refer to the National Instruments Web site at ni.com/info and enter the info code feedback.

© 2007–2008 National Instruments Corporation. All rights reserved.

#### Warranty

The NI PXIe-1065 is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THREETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

#### Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

National Instruments respects the intellectual property of others, and we ask our users to do the same. NI software is protected by copyright and other intellectual property laws. Where NI software may be used to reproduce software or other materials belonging to others, you may use NI software only to reproduce materials that you may reproduce in accordance with the terms of any applicable license or other legal restriction.

#### Trademarks

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the *Terms of Use* section on ni.com/legal for more information about National Instruments trademarks.

Other product and company names mentioned herein are trademarks or trade names of their respective companies.

Members of the National Instruments Alliance Partner Program are business entities independent from National Instruments and have no agency, partnership, or joint-venture relationship with National Instruments.

#### Patents

For patents covering National Instruments products/technology, refer to the appropriate location: **Help»Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents.

#### WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS

(1) NATIONAL INSTRUMENTS PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS WHOSE FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

(2) IN ANY APPLICATION, INCLUDING THE ABOVE, RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER HARDWARE MALFUNCTIONS, COMPUTER OPERATING SYSTEM SOFTWARE FITNESS, FITNESS OF COMPILERS AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/OR SOFTWARE), UNANTICIPATED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATIONS DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED "SYSTEM FAILURES"). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF BODILY INJURY AND DEATH) SHOULD NOT BE RELIANT SOLELY UPON ONE FORM OF ELECTRONIC SYSTEM DUE TO THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM FAILURES; INCLUDING BUT NOT LIMITED TO BACK-UP OR SHUT DOWN MECHANISMS. BECAUSE EACH END-USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION, INCLUDING, WITHOUT LIMITATION, THE APPROPRIATE DESIGN, PRODUCTS AND SAFETY LEVEL OF S

# Contents

#### **About This Manual**

| Conventions           | .vii  |
|-----------------------|-------|
| Related Documentation | .viii |

## Chapter 1 Getting Started

| Unpacking1-                                | 1 |
|--|---|
| What You Need to Get Started1-             |   |
| Key Features                               |   |
| Chassis Description1-4                     |   |
| Optional Equipment                         |   |
| EMC Filler Panels                          |   |
| Rack Mount Kit1-:                          | 5 |
| Slot Blockers1-0                           | 6 |
| NI PXIe-1065 Chassis Backplane Overview1-0 | 6 |
| Interoperability with CompactPCI1-         | 6 |
| System Controller Slot                     |   |
| Hybrid Peripheral Slots1-                  | 7 |
| PXI Peripheral Slots1-                     |   |
| PXI Express Peripheral Slots1-             |   |
| System Timing Slot                         |   |
| PXI Local Bus1-9                           |   |
| PXI Trigger Bus1-                          |   |
| System Reference Clock1-                   |   |
| PXIe_SYNC_CTRL1-                           |   |

## Chapter 2 Installation and Configuration

| Safety Information                     | 2-1 |
|--|-----|
| Chassis Cooling Considerations         |     |
| Providing Adequate Clearance           |     |
| Chassis Ambient Temperature Definition | 2-4 |
| Setting Fan Speed                      | 2-5 |
| Installing Filler Panels               | 2-5 |
| Installing Slot Blockers               |     |
| Rack Mounting                          | 2-5 |
| Connecting Safety Ground               | 2-5 |
| Connecting to Power Source             | 2-6 |

| Installing a PXI Express System Controller          | . 2-6  |
|---|--------|
| Installing Peripheral Modules                       | . 2-8  |
| Power Inhibit Switch LED Indicator                  | . 2-10 |
| Remote Voltage Monitoring and Control               | . 2-10 |
| Inhibit Mode Switch                                 | . 2-12 |
| PXI_CLK10 Rear Connectors                           | . 2-12 |
| PXI Express System Configuration with MAX           | . 2-12 |
| PXI-1 System Configuration                          | . 2-13 |
| Trigger Configuration in MAX                        | . 2-14 |
| PXI Trigger Bus Routing                             | . 2-15 |
| Using System Configuration and Initialization Files | . 2-16 |

## Chapter 3 Maintenance

| Service Interval                       |  |
|--|--|
| Preparation                            |  |
| Cleaning                               |  |
| Interior Cleaning                      |  |
| Exterior Cleaning                      |  |
| Resetting the AC Mains Circuit Breaker |  |
| Replacing the Modular Power Supply     |  |
| Removal                                |  |
| Installation                           |  |
| Configuration                          |  |
| Connecting Safety Ground               |  |
| Connecting to Power Source             |  |

## Appendix A Specifications

### Appendix B Pinouts

## Appendix C Technical Support and Professional Services

### Glossary

## Index

The *NI PXIe-1065 User Manual* describes the features of the NI PXIe-1065 chassis and contains information about configuring the chassis, installing the modules, and operating the chassis.

# **Conventions**

|           | The following conventions are used in this manual:  |
|-----------|---|
| »         | The » symbol leads you through nested menu items and dialog box options to a final action. The sequence <b>File</b> » <b>Page Setup</b> » <b>Options</b> directs you to pull down the <b>File</b> menu, select the <b>Page Setup</b> item, and select <b>Options</b> from the last dialog box.  |
|           | This icon denotes a note, which alerts you to important information.  |
|           | This icon denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash. When this symbol is marked on the product, refer to the <i>Read Me First: Safety and Radio-Frequency Interference</i> document, shipped with the product, for precautions to take.   |
| bold      | Bold text denotes items that you must select or click in the software, such as menu items and dialog box options. Bold text also denotes parameter names.   |
| italic    | Italic text denotes variables, emphasis, a cross-reference, or an introduction to a key concept. Italic text also denotes text that is a placeholder for a word or value that you must supply.  |
| monospace | Text in this font denotes text or characters that you should enter from the keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths, directories, programs, subprograms, subroutines, device names, functions, operations, variables, filenames, and extensions. |

# **Related Documentation**

The following documents contain information that you might find helpful as you read this manual:

- IEEE 1101.1-1991, IEEE Standard for Mechanical Core Specifications for Microcomputers Using IEC 603-2 Connectors
- IEEE 1101.10, IEEE Standard for Additional Mechanical Specifications for Microcomputers Using IEEE 1101.1 Equipment Practice
- *PICMG EXP.0 R1.0 CompactPCI Express Specification*, PCI Industrial Computers Manufacturers Group
- *PCI Express Base Specification*, Revision 1.1, PCI Special Interest Group
- *PXI-5 PXI Express Hardware Specification*, Revision 1.0, PXI Systems Alliance

# **Getting Started**

This chapter describes the key features of the NI PXIe-1065 chassis and lists the kit contents and optional equipment you can order from National Instruments.

## Unpacking

Carefully inspect the shipping container and the chassis for damage. Check for visible damage to the metal work. Check to make sure all handles, hardware, and switches are undamaged. Inspect the inner chassis for any possible damage, debris, or detached components. If damage appears to have been caused during shipment, file a claim with the carrier. Retain the packing material for possible inspection and/or reshipment.

## What You Need to Get Started

The NI PXIe-1065 chassis kit contains the following items:

- □ NI PXIe-1065 chassis
- □ Filler panels
- AC power cable—refer to Table 1-1 for AC power cables
- □ NI PXIe-1065 User Manual
- □ Software media with *PXI Platform Services 2.0* or higher
- **Q** *Read Me First: Safety and Radio-Frequency Interference*
- Chassis number labels

| Power Cable          | Reference Standards           |
|----------------------|-------------------------------|
| Standard 120 V (USA) | ANSI C73.11/NEMA 5-15-P/IEC83 |
| Switzerland 220 V    | SEV                           |
| Australia 240 V      | AS C112                       |
| Universal Euro 230 V | CEE (7), II, IV, VII IEC83    |
| North America 120 V  | ANSI C73.20/NEMA 5-15-P/IEC83 |
| United Kingdom 230 V | BS 1363/IEC83                 |

Table 1-1. AC Power Cables

If you are missing any of the items listed in Table 1-1, or if you have the incorrect AC power cable, contact National Instruments.

## **Key Features**

The NI PXIe-1065 chassis combines a high-performance 18-slot PXI Express backplane with a high-output power supply and a structural design that has been optimized for maximum usability in a wide range of applications. The chassis' modular design ensures a high level of maintainability, resulting in a very low mean time to repair (MTTR). The NI PXIe-1065 chassis fully complies with the *PXI-5 PXI Express Hardware Specification*, offering advanced timing and synchronization features.

The key features of the NI PXIe-1065 chassis include the following:

#### **High Performance for Instrumentation Requirements**

- Up to 1 GB/s (single direction) per PXI Express slot dedicated bandwidth (x4 PCIe)
- 30 W per slot cooling meets increased PXIe cooling requirements
- Low-jitter internal 10 MHz reference clock for PXI slots with ± 25 ppm stability
- Low-jitter internal 100 MHz reference clock for PXIe slots with ± 25 ppm stability
- Quiet operation for 0 to 30 °C at 43.6 dBA

- Variable speed fan controller optimizes cooling and acoustic emissions
- Remote power-inhibit control
- Complies with PXI and CompactPCI Specifications

#### **High Reliability**

- 0 to 55 °C extended temperature range
- Power supply, temperature, and fan monitoring
- HALT tested for increased reliability
- Field replaceable power supply shuttle

#### **Multi-Chassis Support**

- PXIe System Timing Slot for tight synchronization across chassis
- Rear CLK10 I/O connectors
- Switchless CLK10 routing

#### **Optional Features**

- Front and rear rack-mount kits
- Replacement power supply shuttle
- EMC filler panels
- Slot blockers for improved cooling performance
- Factory installation services

# **Chassis Description**

Figures 1-1 and 1-2 show the key features of the NI PXIe-1065 chassis front and back panels. Figure 1-1 shows the front view of the NI PXIe-1065. Figure 1-2 shows the rear view of the NI PXIe-1065.




Figure 1-1. Front View of the NI PXIe-1065 Chassis




Figure 1-2. Rear View of the NI PXIe-1065 Chassis

# **Optional Equipment**

Contact National Instruments to order the following options for the NI PXIe-1065 chassis.

#### **EMC Filler Panels**

Optional EMC filler panel kits are available from National Instruments.

#### **Rack Mount Kit**

There are two optional kits for mounting the PXIe-1065 chassis into a rack. The first option is a pair of mounting brackets for use on the front of the chassis. The second option is a rear rack mount kit. The rear rack mount kit differs from the front kit to allow for easier installation into the rack. For more information, refer to Figure A-3, *NI Chassis Rack Mount Kit Components*.

## Slot Blockers

Optional slot blocker kits are available from National Instruments for improved thermal performance when all slots are not used.

# NI PXIe-1065 Chassis Backplane Overview

This section provides an overview of the backplane features for the NI PXIe-1065 chassis.

#### Interoperability with CompactPCI

The design of the NI PXIe-1065 provides you the flexibility to use the following devices in a single PXI Express chassis:

- PXI Express compatible products
- CompactPCI Express compatible 4-Link system controller products
- CompactPCI Express compatible Type-2 peripheral products
- PXI peripheral products
- Standard CompactPCI peripheral products

#### System Controller Slot

The system controller slot is Slot 1 of the chassis and is a 4-Link configuration system slot as defined by the CompactPCI Express and PXI Express specifications. It has three system controller expansion slots for system controller modules that are wider than one slot. These slots allow the system controller to expand to the left to prevent the system controller from using peripheral slots.

The backplane routes a x4 PCI Express link from the system controller slot to slots 7 and 8, and a x1 PCI Express link to a PCI Express to PCI Translation Bridge on the backplane. The PCI Express to PCI Translation Bridge on the backplane provides a 32-bit/33MHz PCI bus to slots 2 to 7.

The second PCI Translation Bridge provides PCI bus to slots 11, 12, 13, 15, 16, 17, and 18 (not to slot 14).

A x4 link goes to the PXI Express switch and the PCI Express connectivity of slots 9 to 14 is connected through the switch.

The system controller slot also has connectivity to some PXI features such as: PXI\_CLK10, PXI Star, PXI Trigger Bus and PXI Local Bus 6.

By default, the system controller will control the power supply with the PS\_ON# signals. A logic low on this line will turn the power supply on.

**Note** The Inhibit Mode switch on the rear of the chassis must be in the **Default** position for the system controller to have control of the power supply. Refer to the *Inhibit Mode Switch* section of Chapter 2, *Installation and Configuration*, for details about the Inhibit Mode switch.

### **Hybrid Peripheral Slots**

The chassis provides four hybrid peripheral slots as defined by the *PXI-5 PXI Express Hardware Specification*: slot 7 and slots 11–13. A hybrid peripheral slot can accept the following peripheral modules:

- A PXI Express Peripheral with x4 or x1 PCI Express link to the system slot or through a switch to the system slot.
- A CompactPCI Express Type-2 Peripheral with x4 or x1 PCI Express link to the system slot or through a switch to the system slot.
- A hybrid-compatible PXI Peripheral module that has been modified by replacing the J2 connector with an XJ4 connector installed in the upper eight rows of J2. Refer to the *PXI Express Specification* for details. The PXI Peripheral communicates through the backplane's 32-bit PCI bus.
- A CompactPCI 32-bit peripheral on the backplane's 32-bit PCI bus.

The hybrid peripheral slots provide full PXI Express functionality and 32-bit PXI functionality except for PXI Local Bus. The hybrid peripheral slot only connects to PXI Local Bus 6 left and right.

#### **PXI** Peripheral Slots

There are nine PXI peripheral slots which will accept PXI or CompactPCI peripherals: slots 2–6 and slots 15–18. These slots are on the backplane's 32-bit PCI busses. These slots offer full PXI functionality, but have no PXI Express features. The 64-bit PCI signals on the P2 connectors are not connected.

#### **PXI Express Peripheral Slots**

There are three PXI Express peripheral slots: slots 8–10. Slot 8 is directly connected to the system slot with a x4 PCI Express link. Slots 9 and 10 are connected to the system slot through a PCI Express switch. PXI Express peripheral slots can accept the following modules:

- A PXI Express Peripheral with x4 or x1 PCI Express link to the system slot or through a switch to the system slot.
- A CompactPCI Express Type-2 Peripheral with x4 or x1 PCI Express link to the system slot or through a switch to the system slot.

#### **System Timing Slot**

The System Timing Slot is slot 14. The system timing slot will accept the following peripheral modules:

- A PXI Express System Timing Module with x4 or x1 PCI Express link to the system slot through a PCIe switch.
- A PXI Express Peripheral with x4 or x1 PCI Express link to the system slot through a PCIe switch.
- A CompactPCI Express Type-2 Peripheral with x4 or x1 PCI Express link to the system slot through a PCIe switch.

The system timing slot has 3 dedicated differential pairs (PXIe\_DSTAR) connected from the TP1 and TP2 connectors to the XP3 connector for each PXI Express peripheral or hybrid peripheral slot, as well as routed back to the XP3 connector of the system timing slot as shown in Figure 1-3. The PXIe\_DSTAR pairs can be used for high-speed triggering, synchronization and clocking. Refer to the *PXI Express Specification* for details.

The system timing slot also has a single-ended (PXI Star) trigger connected to every slot. Refer to Figure 1-3 for details.

The system timing slot has a pin (PXI\_CLK10\_IN) through which a system timing module may source a 10MHz clock to which the backplane will phase-lock. Refer to the *System Reference Clock* section for details.

The system timing slot has a pin (PXIe\_SYNC\_CTRL) through which a system timing module can control the PXIe\_SYNC100 timing. Refer to the *PXI Express Specification* and the *PXIe\_SYNC\_CTRL* section of this chapter for details.




Figure 1-3. PXIe\_DSTAR and PXI Star Connectivity Diagram

## **PXI Local Bus**

The PXI backplane local bus is a daisy-chained bus that connects each peripheral slot with adjacent peripheral slots to the left and right, as shown in Figure 1-4.

The backplane routes the full 13-line PXI Local Bus between adjacent PXI slots (slots 2–6 and 15–18) and PXI Local Bus 6 between all other slots. Refer to Figure 1-4 for details. The left local bus 6 from slot 1 is not routed anywhere and the right local bus signals from slot 18 are not routed anywhere.

Local bus signals may range from high-speed TTL signals to analog signals as high as 42 V.

Initialization software uses the configuration information specific to each adjacent peripheral module to evaluate local bus compatibility.




Figure 1-4. PXI Trigger Bus and Local Bus Connectivity Diagram

## **PXI Trigger Bus**

All slots on the same PXI bus segment share eight PXI trigger lines. You can use these trigger lines in a variety of ways. For example, you can use triggers to synchronize the operation of several different PXI peripheral modules. In other applications, one module located in the system timing slot can control carefully timed sequences of operations performed on other modules in the system. Modules can pass triggers to one another, allowing precisely timed responses to asynchronous external events the system is monitoring or controlling.

The PXI trigger lines from adjacent PXI trigger bus segments can be routed in either direction across the PXI trigger bridges through buffers. This allows you to send trigger signals to, and receive trigger signals from, every slot in the chassis. Static trigger routing (user-specified line and directional assignments) can be configured through Measurement & Automation Explorer (MAX). Dynamic routing of triggers (automatic line assignments) is supported through certain National Instruments drivers like NI-DAQmx.



**Note** Although any trigger line may be routed in either direction, it cannot be routed in more than one direction at a time.


#### **System Reference Clock**


The PXIe-1065 chassis supplies the PXI 10 MHz system clock signal (PXI\_CLK10) independently driven to each peripheral slot and PXIe\_CLK100 and PXIe\_SYNC100 to the PXI Express slots, hybrid slots, and system timing slot.

An independent buffer (having a source impedance matched to the backplane and a skew of less than 1 ns between slots) drives PXI\_CLK10 to each peripheral slot. Refer to Figure 1-5 for the routing configuration of PXI\_CLK10. You can use this common reference clock signal to synchronize multiple modules in a measurement or control system.

An independent buffer drives PXIe\_CLK100 to the PXI Express peripheral slots, hybrid peripheral slots, and system timing slot. Refer to Figure 1-5 for the routing configuration of PXIe\_CLK100. These clocks are matched in skew to less than 100 ps. The differential pair must be terminated on the peripheral with LVPECL termination for the buffer to drive PXIe\_CLK100 so that when there is no peripheral or a peripheral that does not connect to PXIe\_CLK100, there is no clock being driven on the pair to that slot.

An independent buffer drives PXIe\_SYNC100 to the PXI Express peripheral slots, hybrid peripheral slots, and system timing slot. Refer to Figure 1-5 for the routing configuration of PXIe\_SYNC100. The differential pair must be terminated on the peripheral with LVPECL termination for the buffer to drive PXIe\_SYNC100 so that when there is no peripheral or a peripheral that does not connect to PXIe\_SYNC100, there is no SYNC100 signal being driven on the pair to that slot.





PXI\_CLK10, PXIe\_CLK100 and PXIe\_SYNC100 have the default timing relationship described in Figure 1-6.




Figure 1-6. System Reference Clock Default Behavior

To synchronize the system to an external clock, you can drive PXI\_CLK10 from an external source through the PXI\_CLK10\_IN pin on the System Timing Slot. Refer to Table B-8, *XP4 Connector Pinout for the System Timing Slot*, for the pinout. When a 10MHz clock is detected on this pin, the backplane automatically phase-locks the PXI\_CLK10, PXIe\_CLK100, and PXIe\_SYNC100 signals to this external clock and distributes these

signals to the slots (refer to Figure 1-5 for the distribution of PXI\_CLK10, PXIe\_CLK100 and PXIe\_SYNC100). Refer to Appendix A, *Specifications*, for the specification information for an external clock provided on the PXI\_CLK10\_IN pin of the system timing slot.

You also can drive a 10MHz clock on the 10 MHz REF IN connector on the rear of the chassis. When a 10MHz clock is detected on this connector, the backplane automatically phase-locks the PXI\_CLK10, PXIe\_CLK100, and PXIe\_SYNC100 signals to this external clock and distributes these signals to the slots (refer to Figure 1-5 for the distribution of PXI\_CLK10, PXIe\_CLK100 and PXIe\_SYNC100). Refer to Appendix A, *Specifications*, for the specification information for an external clock provided on the 10 MHz REF IN connector on the rear panel of the chassis.

If the 10 MHz clock is present on both the PXI\_CLK10\_IN pin of the System Timing Slot and the 10 MHz REF IN connector on the rear of the chassis, the signal on the System Timing Slot is selected. Refer to Table 1-2 which explains how the 10 MHz clocks are selected by the backplane.

| System Timing Slot<br>PXI_CLK10_IN | Rear Chassis Panel<br>10 MHz REF IN | Backplane PXI_CLK10, PXIe_CLK100<br>and PXIe_SYNC100   |
|------------------------------------|-------------------------------------|--|
| No clock present                   | No clock present                    | Backplane generates its own clocks   |
| No clock present                   | 10 MHz clock present                | PXI_CLK10, PXIe_CLK100 and<br>PXIe_SYNC100 all phase-locked to Rear<br>Chassis Panel—10 MHz REF IN |
| 10 MHz clock present               | No clock present                    | PXI_CLK10, PXIe_CLK100 and<br>PXIe_SYNC100 all phase-locked to<br>System Timing Slot— PXI_CLK10_IN |
| 10 MHz clock present               | 10 MHz clock present                | PXI_CLK10, PXIe_CLK100 and<br>PXIe_SYNC100 all phase-locked to<br>System Timing Slot—PXI_CLK10IN   |

 Table 1-2.
 Backplane External Clock Input Truth Table

A copy of the backplane's PXI\_CLK10 is exported to the 10 MHz REF OUT connector on the rear of the chassis. This clock is driven by an independent buffer. Refer to Appendix A, *Specifications*, for the specification information for the 10 MHz REF OUT signal on the rear panel of the chassis.

## PXIe\_SYNC\_CTRL

PXIe\_SYNC100 is by default a 10 ns pulse synchronous to PXI\_CLK10. The frequency of PXIe\_SYNC100 is 10/n MHz, where *n* is a positive integer. The default for *n* is 1, giving PXIe\_SYNC100 a 100 ns period. However, the backplane allows *n* to be programmed to other integers. For instance, setting n = 3 gives a PXIe\_SYNC100 with a 300ns period while still maintaining its phase relationship to PXI\_CLK10. The value for *n* may be set to any positive integer from 1 to 255.

The system timing slot has a control pin for PXIe\_SYNC100 called PXIe\_SYNC\_CTRL for use when *n* > 1. Refer to Table B-7, *XP3 Connector Pinout for the System Timing Slot*, for system timing slot pinout. Refer to Appendix A, *Specifications*, for the PXIe\_SYNC\_CTRL input specifications.

By default, a high-level detected by the backplane on the PXIe\_SYNC\_CTRL pin causes a synchronous restart for the PXIe\_SYNC100 signal. On the next PXI\_CLK10 edge the PXIe\_SYNC100 signal will restart. This will allow several chassis to have their PXIe\_SYNC100 in phase with each other. Refer to Figure 1-7 for timing details with this method.




Figure 1-7. PXIe\_SYNC100 at 3.33 MHz Using PXIe\_SYNC\_CTRL as Restart



# Installation and Configuration

This chapter describes how to prepare and operate the NI PXIe-1065 chassis.

Before connecting the chassis to a power source, read this chapter and the *Read Me First: Safety and Radio-Frequency Interference* document included with your kit.

# **Safety Information**



**Caution** Before undertaking any troubleshooting, maintenance, or exploratory procedure, carefully read the following caution notices.

This equipment contains voltage hazardous to human life and safety, and is capable of inflicting personal injury.

- **Chassis Grounding**—The chassis requires a connection from the premise wire safety ground to the chassis ground. The earth safety ground must be connected during use of this equipment to minimize shock hazards. Refer to the *Connecting Safety Ground* section for instructions on connecting safety ground.
- Live Circuits—Operating personnel and service personnel *must* not remove protective covers when operating or servicing the chassis. Adjustments and service to internal components must be undertaken by qualified service technicians. During service of this product, the mains connector to the premise wiring must be disconnected. Dangerous voltages may be present under certain conditions; use extreme caution.
- **Explosive Atmosphere**—Do *not* operate the chassis in conditions where flammable gases are present. Under such conditions, this equipment is unsafe and may ignite the gases or gas fumes.

- **Part Replacement**—Only service this equipment with parts that are exact replacements, both electrically and mechanically. Contact National Instruments for replacement part information. Installation of parts with those that are not direct replacements may cause harm to personnel operating the chassis. Furthermore, damage or fire may occur if replacement parts are unsuitable.
- **Modification**—Do *not* modify any part of the chassis from its original condition. Unsuitable modifications may result in safety hazards.

# **Chassis Cooling Considerations**

The NI PXIe-1065 chassis is designed to operate on a bench or in an instrument rack. Regardless of the configuration you must provide the cooling clearances as outlined in the following sections.

#### **Providing Adequate Clearance**

The primary cooling exhaust vent for the NI PXIe-1065 is on the top of the chassis. The primary intake vent is on the rear of the chassis. The secondary intake and exhaust vents are located along the sides of the chassis. Adequate clearance between the chassis and surrounding equipment or blockages must be maintained to ensure proper cooling of the chassis power supply as well as the modules plugged into the chassis. These clearances are outlined in Figure 2-1. The vent locations for the NI PXIe-1065 chassis are shown in Figure 2-2. Failure to provide these clearances may result in thermal-related failures in the chassis or modules.




Figure 2-1. NI PXIe-1065 Cooling Clearances




Figure 2-2. NI PXIe-1065 Vents

#### **Chassis Ambient Temperature Definition**

The chassis fan control system uses intake air temperature as the input for controlling fan speeds when in Auto Fan Speed mode. Because of this, the chassis ambient temperature is defined as the temperature that exists just outside of the fan intake vents on the rear of the chassis. Note that this temperature may be higher than ambient room temperature depending on the surrounding equipment and/or blockages present. It is the user's responsibility to ensure that this ambient temperature does not exceed the rated ambient temperature as stated in Appendix A, *Specifications*. If the temperature exceeds the stated spec the power switch LED will blink green, as discussed in the *Power Inhibit Switch LED Indicator* section of this chapter.

#### **Setting Fan Speed**

The fan-speed selector switch is on the rear panel of the NI PXIe-1065 chassis. Refer to Figure 1-2, *Rear View of the NI PXIe-1065 Chassis*, to locate the fan-speed selector switch. Select **High** for maximum cooling performance or **Auto** for improved acoustic performance. When set to **Auto**, the fan speed is determined by chassis intake air temperature.

#### **Installing Filler Panels**

To maintain proper module cooling performance, install filler panels (provided with the chassis) in unused or empty slots. Secure with the captive mounting screws provided.

#### **Installing Slot Blockers**

The cooling performance of the chassis can be improved by installing optional slot blockers. Refer to ni.com for more details.

# **Rack Mounting**

Rack mount applications require the optional rack mount kits available from National Instruments. Refer to the instructions supplied with the rack mount kits to install your NI PXIe-1065 chassis in an instrument rack. Refer to Figure A-3, *NI Chassis Rack Mount Kit Components*.



**Note** You may want to remove the feet from the NI PXIe-1065 chassis when rack mounting. To do so, remove the screws holding the feet in place.

# **Connecting Safety Ground**

 $\triangle$ 

**Caution** The NI PXIe-1065 chassis are designed with a three-position NEMA 5-15 style plug for the U.S. that connects the ground line to the chassis ground. To minimize shock hazard, make sure the electrical power outlet you use to power the chassis has an appropriate earth safety ground.

If your power outlet does not have an appropriate ground connection, you must connect the premise safety ground to the chassis grounding screw located on the rear panel. Refer to Figure 1-2, *Rear View of the NI PXIe-1065 Chassis*, to locate the chassis grounding screw. To connect the safety ground, complete the following steps:

- 1. Connect a 16 AWG (1.3 mm) wire to the chassis grounding screw using a grounding lug. The wire must have green insulation with a yellow stripe or must be noninsulated (bare).
- 2. Attach the opposite end of the wire to permanent earth ground using toothed washers or a toothed lug.

# **Connecting to Power Source**



**Cautions** Do *not* install modules prior to performing the following power-on test.

To completely remove power, you *must* disconnect the AC power cable.


Attach input power through the rear AC inlet using the appropriate AC power cable supplied. Refer to Figure 1-2, *Rear View of the NI PXIe-1065 Chassis*, to locate the AC inlet.

The Inhibit Mode switch allows you to power on the chassis or place it in standby mode. Set the Inhibit Mode switch on the back of the chassis to the **Manual** position. Observe that all fans become operational and the power switch LED is a steady green. Switching the Inhibit Mode switch to the **Default** position allows the system controller to control the power supply.

## Installing a PXI Express System Controller

This section contains general installation instructions for installing a PXI Express system controller in a NI PXIe-1065 chassis. Refer to your PXI Express system controller user manual for specific instructions and warnings. To install a system controller, complete the following steps:

- 1. Connect the AC power source to the PXI Express chassis before installing the system controller. The AC power cord grounds the chassis and protects it from electrical damage while you install the system controller.
- 2. Install the system controller into the system controller slot (slot 1, indicated by the red card guides) by first placing the system controller PCB into the front of the card guides (top and bottom). Slide the




system controller to the rear of the chassis, making sure that the injector/ejector handle is pushed down as shown in Figure 2-3.

**Figure 2-3.** Installing a PXIe System Controller

- 3. When you begin to feel resistance, pull up on the injector/ejector handle to seat the system controller fully into the chassis frame. Secure the system controller front panel to the chassis using the system controller front-panel mounting screws.
- 4. Connect the keyboard, mouse, and monitor to the appropriate connectors. Connect devices to ports as required by your system configuration.
- 5. Power on the chassis. Verify that the system controller boots. If the system controller does not boot, refer to your system controller user manual.

Figure 2-4 shows a PXI Express system controller installed in the system controller slot of a NI PXIe-1065 chassis. You can place CompactPCI, CompactPCI Express, PXI, or PXI Express modules in other slots depending on the slot type.





# **Installing Peripheral Modules**

Ŵ

**Caution** The NI PXIe-1065 chassis has been designed to accept a variety of peripheral module types in different slots. To prevent damage to the chassis, ensure that the peripheral module is being installed into a slot designed to accept it. Refer to Chapter 1, *Getting Started*, for a description of the various slot types.

This section contains general installation instructions for installing a peripheral module in a NI PXIe-1065 chassis. Refer to your peripheral module user manual for specific instructions and warnings. To install a module, complete the following steps:

- 1. Connect the AC power source to the PXI Express chassis before installing the module. The AC power cord grounds the chassis and protects it from electrical damage while you install the module.
- 2. Ensure that the chassis is powered off.
- 3. Install a module into a chassis slot by first placing the module card PCB into the front of the card guides (top and bottom), as shown in Figure 2-5. Slide the module to the rear of the chassis, making sure that the injector/ejector handle is pushed down as shown in Figure 2-5.
- 4. When you begin to feel resistance, push up on the injector/ejector handle to fully seat the module into the chassis frame. Secure the module front panel to the chassis using the module front-panel mounting screws.




Figure 2-5. Installing PXI, PXI Express, or CompactPCI Peripheral Modules

M

# **Power Inhibit Switch LED Indicator**

The chassis power inhibit switch has an integrated LED. This LED indicates one of four different conditions:

- If the inhibit switch LED is steady green (not flashing), the chassis is powered on and operating normally.
- If the inhibit switch LED is flashing green, the air-intake temperature has exceeded the chassis operating range.
- If the inhibit switch LED is flashing red, the power supply outputs are not within voltage regulation requirements.
- If the inhibit switch LED is steady red, the system fans or power supply fan has failed. The remaining fans will automatically be driven high.

**Note** If two system fans or both of the power supply fans fail the chassis will shut down automatically, preventing the chassis and modules from damage due to overheating.

# **Remote Voltage Monitoring and Control**

The NI PXIe-1065 chassis supports remote voltage monitoring and inhibiting through a female 9-pin D-SUB (DB-9) connector located on the rear panel. Table 2-1 shows the pinout of the 9-pin D-SUB (DB-9) connector.

| DB-9 Pin | Signal               |
|----------|----------------------|
| 1        | Logic Ground         |
| 2        | +5 VDC               |
| 3        | Reserved             |
| 4        | +3.3 VDC             |
| 5        | Inhibit (Active Low) |
| 6        | +12 VDC              |
| 7        | Reserved             |

Table 2-1. Remote Inhibit and Voltage Monitoring Connector Pinout

| DB-9 Pin   | Signal       |
|--|--------------|
| 8 -12 VDC  |              |
| 9  | Logic Ground |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ |              |

 Table 2-1.
 Remote Inhibit and Voltage Monitoring Connector Pinout (Continued)

**Caution** When connecting digital voltmeter probes to the rear 9-pin D-SUB (DB-9) connector, be careful not to short the probe leads together. Doing so could damage the power supply.

You can use a digital voltmeter to ensure all voltage levels in the NI PXIe-1065 chassis are within the allowable limits. Referring to Table 2-2, connect one lead of the voltmeter to a supply pin on the remote voltage monitoring connector (9-pin D-SUB) on the rear panel. Refer to Table 2-1 for a pinout diagram of the remote voltage monitoring connector. Connect the reference lead of the voltmeter to one of the ground pins. Compare each voltage reading to the values listed in Table 2-2.

**Note** Use the rear-panel 9-pin D-SUB connector to check voltages only. Do not use the connector to supply power to external devices.

| Pin  | Supply       | Acceptable Voltage Range |
|------|--------------|--------------------------|
| 2    | +5 V         | 4.75 to 5.25 V           |
| 4    | +3.3 V       | 3.135 to 3.465 V         |
| 6    | +12 V        | 11.4 to 12.6 V           |
| 8    | -12 V        | -12.6 to -11.4 V         |
| 1, 9 | Logic Ground | 0 V                      |

 Table 2-2.
 Power Supply Voltages at Voltage Monitoring Connector (DB-9)

If the voltages fall within the specified ranges, the chassis complies with the CompactPCI voltage-limit specifications.

 $\square$ 

# **Inhibit Mode Switch**

On the rear panel of the chassis there is an Inhibit Mode switch. Refer to Figure 1-2, *Rear View of the NI PXIe-1065 Chassis*, for the location. The Inhibit Mode switch is recessed to prevent it from accidentally being switched.

The Inhibit Mode switch should be in the **Default** position when normal power inhibit switch functionality is desired. If the user needs to power on a chassis without a system controller installed the switch should be in the **Manual** position.

When the Inhibit Mode switch is set to the **Manual** position, the power supplies are enabled, and you can use the Inhibit signal (active low) on pin 5 of the Remote Inhibit and Voltage Monitoring connector to power off the chassis. To remotely power off the chassis, connect the Inhibit pin (pin 5) to a Logic Ground pin (pin 1 or 9). As long as this connection exists, the chassis will remain off (standby); when you remove this connection, the chassis turns on.



**Note** For the Remote Inhibit signal to control the On/Off (standby) state of the chassis, the Inhibit Mode switch must be in the **Manual** position.

# PXI\_CLK10 Rear Connectors

There are two BNC connectors on the rear of the NI PXIe-1065 chassis for PXI\_CLK10. The connectors are labeled IN and OUT. You can use them for supplying the backplane with PXI\_CLK10 or routing the backplane's PXI\_CLK10 to another chassis. Refer to the *System Reference Clock* section of Chapter 1, *Getting Started*, for details about these signals.

# **PXI Express System Configuration with MAX**

The PXI Platform Services software included with your chassis automatically identifies your PXI Express system components to generate a pxiesys.ini file. You can configure your entire PXI system and identify PXI-1 chassis through Measurement & Automation Explorer (MAX), included with your system controller. MAX creates the pxiesys.ini and pxisys.ini file, which define your PXI system parameters. MAX also provides an interface to route and reserve triggers so dynamic routing, through drivers such as DAQmx, avoids double-driving and potentially damaging trigger lines. For more information about routing and reserving PXI triggers, refer to KnowledgeBase 3TJDOND8 at ni.com/support.

The configuration steps for single or multiple-chassis systems are the same.




Figure 2-6. Multichassis Configuration in MAX

#### **PXI-1 System Configuration**

- 1. Launch MAX.
- 2. In the **Configuration** tree, click the **Devices and Interfaces** branch to expand it.
- 3. If the PXI system controller has not yet been configured, it is labeled **PXI System (Unidentified)**. Right-click this entry to display the pop-up menu, then select the appropriate system controller model from the **Identify As** submenu.

4. Click the PXI system controller. The chassis (or multiple chassis, in a multichassis configuration) is listed below it. Identify each chassis by right-clicking its entry, then selecting the appropriate chassis model through the **Identify As** submenu. Further expanding the **PXI System** branch shows all devices in the system that can be recognized by NI-VISA. When your system controller and all your chassis are identified, the required pxisys.ini file is complete.

The PXI specification allows for many combinations of PXI chassis and system modules. To assist system integrators, the manufacturers of PXI chassis and system modules must document the capabilities of their products. PXI Express devices must provide a driver and .ini file for identification. These files are provided as part of the PXI Platform Services software included with your system controller. The minimum documentation requirements for PXI-1 are contained in .ini files, which consist of ASCII text. System integrators, configuration utilities, and device drivers can use these .ini files.

The capability documentation for a PXI-1 chassis is contained in a chassis.ini file provided by the chassis manufacturer. The information in this file is combined with information about the system controller to create a single PXI-1 system initialization file called pxisys.ini (PXI System Initialization). The NI system controller uses MAX to generate the pxisys.ini file from the chassis.ini file.

Device drivers and other utility software read the pxiesys.ini and pxisys.ini file to obtain system information. For detailed information about initialization files, refer to the PXI specification at www.pxisa.org.

#### **Trigger Configuration in MAX**

Each chassis has one or more trigger buses, each with eight lines numbered 0 through 7 that can be reserved and routed statically or dynamically. Static reservation *pre-allocates* a trigger line to prevent its configuration by a user program. Dynamic reservation/routing/deallocation is *on the fly* within a user program based upon National Instruments APIs such as NI-DAQmx. Static reservation of trigger lines can be implemented by the user in MAX through the **Triggers** tab. Reserved trigger lines will not be used by PXI modules dynamically configured by programs such as NI-DAQmx. This prevents the instruments from double-driving the trigger lines, possibly damaging devices in the chassis. In the default configuration, trigger lines on each bus are independent. For example, if trigger line 3 is asserted on trigger bus 0, by default it will not be automatically asserted on any other trigger bus. Complete the following steps to reserve these trigger lines in MAX.

- 1. In the Configuration tree, click on the PXI chassis branch you want to configure.
- 2. Then, in the right-hand pane, toward the bottom, click on the **Triggers** tab.
- 3. Select which trigger lines you would like to statically reserve.
- 4. Click the **Apply** button.

#### **PXI Trigger Bus Routing**

Some National Instruments chassis, such as the PXI-1065 and the PXI-1044/1045, have the capability to route triggers from one bus to others within the same chassis using the **Trigger Routing** tab in MAX, as shown in Figure 2-6.



**Note** Selecting any non-disabled routing automatically reserves the line in all trigger buses being routed to. If you are using NI-DAQmx, it will reserve and route trigger lines for you, so you won't have to route trigger lines manually.

Complete the following steps to configure trigger routings in MAX.

- 1. In the **Configuration** tree, select the chassis in which you want to route trigger lines.
- 2. In the right-hand pane, select the **Trigger Routing** tab near the bottom.
- 3. For each trigger line, select **Route Right**, **Route Outward From Middle**, or **Route Left** to route triggers on that line in the described direction, or select **Disabled** for the default behavior with no manual routing.
- 4. Click the **Apply** button.

# **Using System Configuration and Initialization Files**

The PXI Express specification allows many combinations of PXI Express chassis and system modules. To assist system integrators, the manufacturers of PXI Express chassis and system modules must document the capabilities of their products. The minimum documentation requirements are contained in .ini files, which consist of ASCII text. System integrators, configuration utilities, and device drivers can use these .ini files.

The capability documentation for the NI PXIe-1065 chassis is contained in the chassis.ini file on the software media that comes with the chassis. The information in this file is combined with information about the system controller to create a single system initialization file called pxisys.ini (PXI System Initialization). The system controller manufacturer either provides a pxisys.ini file for the particular chassis model that contains the system controller or provides a utility that can read an arbitrary chassis.ini file and generate the corresponding pxisys.ini file. System controllers from NI provide the pxisys.ini file for the NI PXIe-1065 chassis, so you should not need to use the chassis.ini file. Refer to the documentation provided with the system controller or to ni.com/support for more information on pxisys.ini and chassis.ini files.

Device drivers and other utility software read the pxisys.ini file to obtain system information. The device drivers should have no need to directly read the chassis.ini file. For detailed information regarding initialization files, refer to the PXI Express specification at www.pxisa.org.

# Maintenance

This chapter describes basic maintenance procedures you can perform on the NI PXIe-1065 chassis.

Caution Disconnect the power cable prior to servicing a NI PXIe-1065 chassis.

# Service Interval

Clean dust from the chassis exterior (and interior) as needed, based on the operating environment. Periodic cleaning increases reliability.

# Preparation

The information in this section is designed for use by qualified service personnel. Read the *Read Me First: Safety and Radio-Frequency Interference* document included with your kit before attempting any procedures in this chapter.

**Caution** Many components within the chassis are susceptible to static discharge damage. Service the chassis only in a static-free environment. Observe standard handling precautions for static-sensitive devices while servicing the chassis. Always wear a grounded wrist strap or equivalent while servicing the chassis.

# Cleaning

Cleaning procedures consist of exterior and interior cleaning of the chassis. Refer to your module user documentation for information on cleaning the individual CompactPCI or PXI Express modules.

 $\underline{\wedge}$ 

Caution Always disconnect the AC power cable before cleaning or servicing the chassis.

### **Interior Cleaning**

Use a dry, low-velocity stream of air to clean the interior of the chassis. Use a soft-bristle brush for cleaning around components.

### **Exterior Cleaning**

Clean the exterior surfaces of the chassis with a dry lint-free cloth or a soft-bristle brush. If any dirt remains, wipe with a cloth moistened in a mild soap solution. Remove any soap residue by wiping with a cloth moistened with clear water. Do not use abrasive compounds on any part of the chassis.



**Caution** Avoid getting moisture inside the chassis during exterior cleaning, especially through the top vents. Use just enough moisture to dampen the cloth.

Do *not* wash the front- or rear-panel connectors or switches. Cover these components while cleaning the chassis.

Do *not* use harsh chemical cleaning agents; they may damage the chassis. Avoid chemicals that contain benzene, toluene, xylene, acetone, or similar solvents.

# **Resetting the AC Mains Circuit Breaker**

If the NI PXIe-1065 chassis is connected to an AC source and encounters an over-current condition, the circuit breaker on the rear panel will trip to prevent damage to the chassis. Complete the following steps to reset the circuit breaker.

- 1. Turn off the chassis.
- 2. Disconnect the AC power cable.
- 3. Depress the circuit breaker to reset it.
- 4. Reconnect the AC power cable.
- 5. Turn on the chassis.

If the circuit breaker trips again, complete the following steps:

- 1. Turn off the chassis.
- 2. Disconnect the AC power cable.
- 3. Remove all modules from the chassis.
- 4. Complete the procedure described in the *Connecting to Power Source* section of Chapter 2, *Installation and Configuration*. If the power switch LED is not a steady green, contact National Instruments.
- 5. Verify that the NI PXIe-1065 chassis can meet the power requirements of your CompactPCI or PXI Express modules. Overloading the chassis can cause the breaker to trip. Refer to Appendix A, *Specifications*.

6. The over-current condition that caused the circuit breaker to trip may be due to a faulty CompactPCI or PXI Express module. Refer to the documentation supplied with the modules for troubleshooting information.

## **Replacing the Modular Power Supply**

This section describes how to remove, configure, and install the AC power supply shuttle in the NI PXIe-1065 chassis.



Cautions Disconnect the power cable prior to replacing the power supply.

Do not attempt to use a power supply shuttle from another chassis such as the NI PXI-1044/1045. Doing so may damage your chassis and the power supply shuttle.

Before connecting the power supply shuttle to a power source, read this section and the *Read Me First: Safety and Radio-Frequency Interference* document included with the kit.

### Removal

The NI PXIe-1065 AC power supply is a replacement part for the NI PXIe-1065 AC chassis. Before attempting to replace the power supply shuttle, verify that there is adequate clearance behind the chassis. Disconnect the power cable from the power supply shuttle on the back of the chassis. Identify the ten mounting screws for the NI PXIe-1065 that attach the power supply shuttle to the chassis. Refer to Figure 1-2, *Rear View of the NI PXIe-1065 Chassis*, for the screw locations. Using a Phillips screwdriver, remove the screws. Pull on the two rear handles of the power supply shuttle to remove it from the back of the chassis.

### Installation

Ensure that there is no visible damage to the new power supply shuttle. Verify that the housing and connector on the new power supply shuttle have no foreign material inside. Remove the protective cap on the PXI\_CLK10 connector. Install the new power supply shuttle into the opening on the rear of the chassis. Replace and tighten the ten screws with a Phillips screwdriver.

### Configuration

The fan-speed selector switch is on the rear panel of the power supply shuttle. Refer to Figure 1-2, *Rear View of the NI PXIe-1065 Chassis*, to locate the fan-speed selector. Select **High** for maximum cooling performance (recommended) or **Auto** for quieter operation. Set the Inhibit Mode switch to the **Default** position.

### **Connecting Safety Ground**

Refer to the *Connecting Safety Ground* section of Chapter 2, *Installation and Configuration*.

### **Connecting to Power Source**

Refer to the *Connecting to Power Source* section of Chapter 2, *Installation and Configuration*.

# A

# **Specifications**

This appendix contains specifications for the NI PXIe-1065 chassis.



**Caution** Specifications are subject to change without notice.

### Electrical

## AC Input

| Input voltage range10                   | 00 to 240 VAC   |
|---|---|
| Operating voltage range <sup>1</sup> 90 | 0 to 264 VAC  |
| Input frequency                         | 0/60 Hz   |
| Operating frequency range <sup>1</sup>  | 7 to 63 Hz  |
| Input current rating10                  | 0–5 A   |
| Over-current protection                 | 2 A circuit breaker   |
| Line regulation<br>3.3 V                | ±0.1%   |
| Efficiency70                            | 0% typical  |
| fr<br>th<br>to<br>C<br>ba<br>re<br>ar   | The AC power cable provides<br>nain power disconnect. The<br>ront-panel power switch causes<br>ne internal chassis power supply<br>o provide DC power to the<br>CompactPCI/PXI Express<br>ackplane. You also can use the<br>ear-panel D-SUB 9-pin connector<br>nd power mode switch to control<br>ne internal chassis power supply. |

<sup>&</sup>lt;sup>1</sup> The operating range is guaranteed by design.

### **DC Output**

DC current capacity (I<sub>MP</sub>)

| Voltage            | Maximum Current |
|--------------------|-----------------|
| +3.3 V             | 61 A            |
| +5 V               | 56 A            |
| +12 V              | 45 A            |
| -12 V              | 4 A             |
| 5 V <sub>AUX</sub> | 1.5 A           |



Note Maximum combined +3.3 V, +5 V, and +12 V power is 699 W.

Maximum total power is 701.5 W.

The maximum power dissipated in the system slot should not exceed 140 W.

| Slot  | +5 V | V (I/O) | +3.3 V | +12 V | -12 V | 5 V <sub>AUX</sub> |
|---|------|---------|--------|-------|-------|--------------------|
| System Controller Slot                          | 9 A  | 0 A     | 9 A    | 11 A  | 0 A   | 1 A                |
| System Timing Slot                              | 0 A  | 0 A     | 3 A    | 2 A   | 0 A   | 1 A                |
| Hybrid Peripheral Slot with<br>PXI-1 Peripheral | 6 A  | 5 A     | 6 A    | 1 A   | 1 A   | 0 A                |
| Hybrid Peripheral Slot with<br>PXI-5 Peripheral | 0 A  | 0 A     | 3 A    | 3 A   | 0 A   | 1 A                |
| PXI-1 Peripheral Slot                           | 6 A  | 11 A    | 6 A    | 1 A   | 1 A   | 0 A                |

Backplane pin current capacity

Load regulation

| Voltage | Load Regulation |
|---------|-----------------|
| +3.3 V  | <5%             |
| +12 V   | <5%             |
| +5 V    | <5%             |
| -12 V   | <5%             |

| Voltage                 | Maximum Ripple and Noise   |
|-------------------------|--|
| +3.3 V                  | 50 mV <sub>pp</sub>  |
| +12 V                   | 120 mV <sub>pp</sub>   |
| +5 V                    | 50 mV <sub>pp</sub>  |
| -12 V                   | 120 mV <sub>pp</sub>   |
| Over-current protection | All outputs protected from shor<br>circuit and overload with<br>automatic recovery |
| Over-voltage protection |  |
| 3.3 V and 5 V           | Clamped at 20 to 30% above   |

Maximum ripple and noise (20 MHz bandwidth)

# Chassis Cooling

| Module cooling system        |  |
|------------------------------|--|
| NI PXIe-1065                 | Forced air circulation<br>(positive pressurization) through<br>three 165 cfm fans with<br>High/Auto speed selector |
| Slot airflow direction       | Bottom of module to top of module  |
| Module cooling intake        | Bottom rear of chassis   |
| Module cooling exhaust       | Along both sides and top of chassis  |
| Power supply cooling system  | Forced air circulation through two integrated fans   |
| Power supply cooling intake  | Right side of chassis  |
| Power supply cooling exhaust | Left side of chassis   |

### Environmental

| Maximum altitude |                    |
|------------------|--------------------|
|                  | (at 25 °C ambient) |

Pollution Degree ......2

For indoor use only.

### **Operating Environment**

| Ambient temperature range | 0 to 55 °C                 |
|---------------------------|----------------------------|
|                           | (Tested in accordance with |
|                           | IEC-60068-2-1 and          |
|                           | IEC-60068-2-2. Meets       |
|                           | MIL-PRF-28800F Class 3     |
|                           | low temperature limit and  |
|                           | MIL-PRF-28800F Class 2     |
|                           | high temperature limit.)   |
| Relative humidity range   | •                          |
|                           | (Tested in accordance with |

## Storage Environment

| Ambient temperature range | –40 to 71 °C                    |
|---------------------------|---------------------------------|
|                           | (Tested in accordance with      |
|                           | IEC-60068-2-1 and               |
|                           | IEC-60068-2-2. Meets            |
|                           | MIL-PRF-28800F Class 3 limits.) |
|                           |                                 |

IEC-60068-2-56.)

Relative humidity range......5 to 95%, noncondensing (Tested in accordance with IEC-60068-2-56.)

### **Shock and Vibration**

Random Vibration ......5 to 500 Hz, 0.3  $g_{\rm rms}$ 

### **Acoustic Emissions**

### Sound Pressure Level (at Operator Position)

(Tested in accordance with ISO 7779. Meets MIL-PRF-28800F requirements.)

Auto fan (up to ~30 °C ambient) ...... 45.0 dBA

High fan...... 63.3 dBA

### **Sound Power**

Auto fan (up to ~30 °C ambient) ...... 55.5 dBA

High fan.....76.2 dBA



Note Specifications are subject to change without notice.

Safety

This product is designed to meet the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



**Note** For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

### **Electromagnetic Compatibility**

This product is designed to meet the requirements of the following standards of EMC for electrical equipment for measurement, control, and laboratory use:

- EN 61326 (IEC 61326): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



**Note** For the standards applied to assess the EMC of this product, refer to the *Online Product Certification* section.



Note For EMC compliance, operate this device with shielded cabling.

# CE Compliance $\zeta \in$

This product meets the essential requirements of applicable European Directives as follows:

- 2006/95/EC; Low-Voltage Directive (safety)
- 2004/108/EC; Electromagnetic Compatibility Directive (EMC)

### **Online Product Certification**

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

### **Environmental Management**

National Instruments is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial not only to the environment but also to NI customers.

For additional environmental information, refer to the *NI and the Environment* Web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

### Waste Electrical and Electronic Equipment (WEEE)

**EU Customers** At the end of their life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers and National Instruments WEEE initiatives, visit ni.com/environment/weee.htm.

### 电子信息产品污染控制管理办法 (中国 RoHS)

**中国客户** National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。 关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs\_china。 (For information about China RoHS compliance, go to ni.com/environment/rohs\_china.)

X

 $\Theta$ 

### Backplane

| Size                          | 3U-sized; one system slot       |
|-------------------------------|---------------------------------|
|                               | (with three system expansion    |
|                               | slots) and 17 peripheral slots. |
|                               | Compliant with IEEE 1101.10     |
|                               | mechanical packaging.           |
|                               | PXI Express Specification       |
|                               | compliant.                      |
|                               | Accepts both PXI Express and    |
|                               | CompactPCI (PICMG 2.0 R 3.0)    |
|                               | 3U modules.                     |
| Backplane bare-board material | UL 94 V-0 Recognized            |
| Backplane connectors          | Conforms to IEC 917 and         |
| -                             | IEC 1076-4-101, and are         |
|                               | UL 94 V-0 rated                 |

# System Synchronization Clocks (PXI\_CLK10, PXIe\_CLK100, PXIe\_SYNC100)

### 10 MHz System Reference Clock: PXI\_CLK10

Maximum slot-to-slot skew ..... 1 ns

| Accuracy | ±25 ppm max. (guaranteed over    |
|----------|----------------------------------|
|          | the operating temperature range) |

Unloaded signal swing ...... 3.3 V  $\pm 0.3$  V



Note For other specifications refer to the PXI-1 Hardware Specification.

# 100 MHz System Reference Clock: PXIe\_CLK100 and PXIe\_SYNC100

Maximum slot-to-slot skew ..... 100 ps

 
> 2 ps RMS phase-jitter (12 kHz–20 MHz range)

Duty-factor for PXIe\_CLK100......45%–55%

Absolute single-ended voltage swing (When each line in the differential pair has 50 W termination to 1.30 V or Thévenin equivalent)......400–1000 mV

Note For other specifications refer to the PXI-5 PXI Express Hardware Specification.

# External 10 MHz Reference Out (BNC on rear panel of chassis)

| Accuracy         |                                    |
|------------------|------------------------------------|
|                  | the operating temperature range)   |
| Maximum jitter   | 5 ps RMS phase-jitter              |
|                  | (10 Hz–1 MHz range)                |
| Output amplitude | 1 V <sub>PP</sub> ±20% square-wave |
| 1 1              | into 50 Ω                          |
|                  | $2 V_{PP}$ unloaded                |
| Output impedance | 50 Ω ±5 Ω                          |

### **External Clock Source**

| Frequency10 MHz ±100 PPM  |
|---|
| Input amplitude   |
| Rear panel BNC200 mV <sub>PP</sub> to 5 V <sub>PP</sub> square-wave or sine-wave      |
| System timing slot<br>PXI_CLK10_IN5 V or 3.3 V TTL signal                             |
| Rear panel BNC input impedance  |
| Maximum jitter introduced<br>by backplane1 ps RMS phase-jitter<br>(10 Hz–1 MHz range) |

### PXIe\_SYNC\_CTRL

V<sub>II</sub>......0–0.8 V

### **PXI Star Trigger**

Maximum slot-to-slot skew ...... 250 ps

Backplane characteristic impedance ...... 65  $\Omega$   $\pm 10\%$ 

**Note** For PXI slot to PXI Star mapping refer to the *System Timing Slot* section of Chapter 1, *Getting Started*.

For other specifications refer to the PXI-1 Hardware Specification.

# PXI Differential Star Triggers (PXIe-DSTARA, PXIe-DSTARB, PXIe-DSTARC)

Maximum slot-to-slot skew ..... 150 ps

Maximum differential skew ...... 25 ps

Backplane differential impedance......  $100 \ \Omega \pm 10\%$ 



 $\mathbb{N}$ 

**Note** For PXIe slot to PXI\_DSTAR mapping refer to the *System Timing Slot* section of Chapter 1, *Getting Started*.

For other specifications, the NI PXIe-1065 complies with the *PXI-5 PXI Express* Hardware Specification.

### Mechanical

Overall dimensions

Standard chassis

| Height | 6.97 in. (177.1 mm)  |
|--------|----------------------|
| Width  | 18.30 in. (464.8 mm) |
| Depth  | 18.40 in. (467.4 mm) |

**Note** 0.57 in. (14.5 mm) is added to height when feet are installed. When tilted with front feet extended on table top, height is increased approximately 2.08 in. (52.8 mm) in front and 0.583 in. (14.8 mm) in rear.

| Weight            | 12.8 kg (28.2 lb)   |
|-------------------|---|
| Chassis materials | Sheet Aluminum (5052-H32,<br>3003-H14, and 6061-T6),<br>Extruded Aluminum (6060-T6),<br>and Cold Rolled Steel, PC-ABS,<br>Santoprene, Nylon |
| Finish            | Conductive Clear Iridite<br>on Aluminum<br>Electroplated Nickel<br>on Cold Rolled Steel<br>Polyurethane Enamel                              |

Figures A-1 and A-2 show the NI PXIe-1065 chassis dimensions. The holes shown are for the installation of the optional rack mount kits. You can install those kits on the front or rear of the chassis, depending on which end of the chassis you want to face toward the front of the instrument cabinet. Notice that the front and rear chassis mounting holes (size M4) are symmetrical.




Figure A-1. NI PXIe-1065 Chassis Dimensions (Front and Side)




Figure A-2. NI PXIe-1065 Chassis Dimensions (Bottom)

Appendix A Specifications




Figure A-3 shows the chassis rack mount kit components.



**Note** The chassis shown in Figure A-3 is representative of the NI PXI-1044/1045 and NI PXIe-1065 product line.

 $\mathbb{N}$ 

# B

# Pinouts

This appendix describes the connector pinouts for the NI PXIe-1065 chassis backplane.

Table B-1 shows the XP1 connector pinout for the System Controller slot.

Table B-2 shows the XP2 Connector Pinout for the System Controller slot.

Table B-3 shows the XP3 Connector Pinout for the System Controller slot.

Table B-4 shows the XP4 Connector Pinout for the System Controller slot.

Table B-5 shows the TP1 Connector Pinout for the System Controller slot.

Table B-6 shows the TP2 Connector Pinout for the System Timing slot.

Table B-7 shows the XP3 Connector Pinout for the System Timing slot.

Table B-8 shows the XP4 Connector Pinout for the System Timing slot.

Table B-9 shows the P1 connector pinout for the peripheral slots.

Table B-10 shows the P2 connector pinout for the peripheral slots.

Table B-11 shows the P1 connector pinout for the Hybrid peripheral slots.

Table B-12 shows the XP3 Connector Pinout for the Hybrid peripheral slots.

Table B-13 shows the XP4 Connector Pinout for the Hybrid peripheral slots.

For more detailed information, refer to the *PXI-5 PXI Express Hardware Specification*, Revision 2.0. Contact the PXI Systems Alliance for a copy of the specification.

# **System Controller Slot Pinouts**

| Pins | Signals |
|------|---------|
| A    | GND     |
| В    | 12V     |
| С    | 12V     |
| D    | GND     |
| Е    | 5V      |
| F    | 3.3V    |
| G    | GND     |

Table B-1. XP1 Connector Pinout for the System Controller Slot

**Table B-2.** XP2 Connector Pinout for the System Controller Slot

| Pin | Α      | В      | ab  | С      | D      | cd  | Е      | F      | ef  |
|-----|--------|--------|-----|--------|--------|-----|--------|--------|-----|
| 1   | 3PETp1 | 3PETn1 | GND | 3PERp1 | 3PERn1 | GND | 3PETp2 | 3PETn2 | GND |
| 2   | 3PETp3 | 3PETn3 | GND | 3PERp3 | 3PERn3 | GND | 3PERp2 | 3PERn2 | GND |
| 3   | 4PETp0 | 4PETn0 | GND | 4PERp0 | 4PERn0 | GND | 4PETp1 | 4PETn1 | GND |
| 4   | 4PETp2 | 4PETn2 | GND | 4PERp2 | 4PERn2 | GND | 4PERp1 | 4PERn1 | GND |
| 5   | 4PETp3 | 4PETn3 | GND | 4PERp3 | 4PERn3 | GND | RSV    | RSV    | GND |
| 6   | RSV    | RSV    | GND | RSV    | RSV    | GND | RSV    | RSV    | GND |
| 7   | RSV    | RSV    | GND | RSV    | RSV    | GND | RSV    | RSV    | GND |
| 8   | RSV    | RSV    | GND | RSV    | RSV    | GND | RSV    | RSV    | GND |
| 9   | RSV    | RSV    | GND | RSV    | RSV    | GND | RSV    | RSV    | GND |
| 10  | RSV    | RSV    | GND | RSV    | RSV    | GND | RSV    | RSV    | GND |

Table B-3. XP3 Connector Pinout for the System Controller Slot

| Pin | Α      | В      | ab  | С        | D        | cd  | Е        | F        | ef  |
|-----|--------|--------|-----|----------|----------|-----|----------|----------|-----|
| 1   | RSV    | RSV    | GND | RSV      | RSV      | GND | RSV      | RSV      | GND |
| 2   | RSV    | RSV    | GND | PWR_OK   | PS_ON#   | GND | LINKCAP  | PWRBTN#  | GND |
| 3   | SMBDAT | SMBCLK | GND | 4RefClk+ | 4RefClk- | GND | 2RefClk+ | 2RefClk- | GND |
| 4   | RSV    | PERST# | GND | 3RefClk+ | 3RefClk- | GND | 1RefClk+ | 1RefClk- | GND |
| 5   | 1PETp0 | 1PETn0 | GND | 1PERp0   | 1PERn0   | GND | 1PETp1   | 1PETn1   | GND |
| 6   | 1PETp2 | 1PETn2 | GND | 1PERp2   | 1PERn2   | GND | 1PERp1   | 1PERn1   | GND |

| Pin | Α      | В      | ab  | С      | D      | cd  | Е      | F      | ef  |
|-----|--------|--------|-----|--------|--------|-----|--------|--------|-----|
| 7   | 1PETp3 | 1PETn3 | GND | 1PERp3 | 1PERn3 | GND | 2PETp0 | 2PETn0 | GND |
| 8   | 2PETp1 | 2PETn1 | GND | 2PERp1 | 2PERn1 | GND | 2PERp0 | 2PERn0 | GND |
| 9   | 2PETp2 | 2PETn2 | GND | 2PERp2 | 2PERn2 | GND | 2PETp3 | 2PETn3 | GND |
| 10  | 3PETp0 | 3PETn0 | GND | 3PERp0 | 3PERn0 | GND | 2PERp3 | 2PERn3 | GND |

Table B-3. XP3 Connector Pinout for the System Controller Slot (Continued)

 Table B-4.
 XP4 Connector Pinout for the System Controller Slot

| Pin | Z   | A         | В         | С         | D        | Е         | F   |
|-----|-----|-----------|-----------|-----------|----------|-----------|-----|
| 1   | GND | GA4       | GA3       | GA2       | GA1      | GA0       | GND |
| 2   | GND | 5Vaux     | GND       | SYSEN#    | WAKE#    | ALERT#    | GND |
| 3   | GND | RSV       | RSV       | RSV       | RSV      | RSV       | GND |
| 4   | GND | RSV       | RSV       | RSV       | RSV      | RSV       | GND |
| 5   | GND | PXI_TRIG3 | PXI_TRIG4 | PXI_TRIG5 | GND      | PXI_TRIG6 | GND |
| 6   | GND | PXI_TRIG2 | GND       | RSV       | PXI_STAR | PXI_CLK10 | GND |
| 7   | GND | PXI_TRIG1 | PXI_TRIG0 | RSV       | GND      | PXI_TRIG7 | GND |
| 8   | GND | RSV       | GND       | RSV       | RSV      | PXI_LBR6  | GND |

# **System Timing Slot Pinouts**

| Pin | Α             | В             | ab  | С          | D          | cd  | Е  | F  | ef  |
|-----|---------------|---------------|-----|------------|------------|-----|----|----|-----|
| 1   | PXIe_DSTARA3+ | PXIe_DSTARA3- | GND | NC         | NC         | GND | NC | NC | GND |
| 2   | PXIe_DSTARC4+ | PXIe_DSTARC4- | GND | PXI_STAR12 | PXI_STAR13 | GND | NC | NC | GND |
| 3   | PXIe_DSTARB4+ | PXIe_DSTARB4- | GND | NC         | NC         | GND | NC | NC | GND |
| 4   | PXIe_DSTARA4+ | PXIe_DSTARA4- | GND | NC         | NC         | GND | NC | NC | GND |
| 5   | PXIe_DSTARC5+ | PXIe_DSTARC5- | GND | PXI_STAR14 | PXI_STAR15 | GND | NC | NC | GND |
| 6   | PXIe_DSTARB5+ | PXIe_DSTARB5- | GND | NC         | NC         | GND | NC | NC | GND |
| 7   | PXIe_DSTARA5+ | PXIe_DSTARA5- | GND | NC         | NC         | GND | NC | NC | GND |
| 8   | PXIe_DSTARC6+ | PXIe_DSTARC6- | GND | PXI_STAR16 | RSV        | GND | NC | NC | GND |
| 9   | PXIe_DSTARB6+ | PXIe_DSTARB6- | GND | NC         | NC         | GND | NC | NC | GND |
| 10  | PXIe_DSTARA6+ | PXIe_DSTARA6- | GND | NC         | NC         | GND | NC | NC | GND |

Table B-5. TP1 Connector Pinout for the System Timing Slot

| Pin | Α             | В             | ab  | С             | D             | cd  | Е              | F              | ef  |
|-----|---------------|---------------|-----|---------------|---------------|-----|----------------|----------------|-----|
| 1   | NC            | NC            | GND | PXIe_DSTARC8+ | PXIe_DSTARC8- | GND | PXIe_DSTARB8+  | PXIe_DSTARB8-  | GND |
| 2   | NC            | NC            | GND | NC            | NC            | GND | PXIe_DSTARA8+  | PXIe_DSTARA8-  | GND |
| 3   | NC            | NC            | GND | PXIe_DSTARC1+ | PXIe_DSTARC1- | GND | NC             | NC             | GND |
| 4   | PXIe_DSTARB1+ | PXIe_DSTARB1- | GND | PXI_STAR0     | PXI_STAR1     | GND | NC             | NC             | GND |
| 5   | PXIe_DSTARA1+ | PXIe_DSTARA1- | GND | PXI_STAR2     | PXI_STAR3     | GND | NC             | NC             | GND |
| 6   | PXIe_DSTARC2+ | PXIe_DSTARC2- | GND | PXI_STAR4     | PXI_STAR5     | GND | NC             | NC             | GND |
| 7   | PXIe_DSTARB2+ | PXIe_DSTARB2- | GND | PXI_STAR6     | PXI_STAR7     | GND | NC             | NC             | GND |
| 8   | PXIe_DSTARA2+ | PXIe_DSTARA2- | GND | PXI_STAR8     | PXI_STAR9     | GND | PXIe_DSTARC11+ | PXIe_DSTARC11- | GND |
| 9   | PXIe_DSTARC3+ | PXIe_DSTARC3- | GND | PXI_STAR10    | PXI_STAR11    | GND | PXIe_DSTARA11+ | PXIe_DSTARA11- | GND |
| 10  | PXIe_DSTARB3+ | PXIe_DSTARB3- | GND | NC            | NC            | GND | PXIe_DSTARB11+ | PXIe_DSTARB11- | GND |

Table B-6. TP2 Connector Pinout for the System Timing Slot

Table B-7. XP3 Connector Pinout for the System Timing Slot

| Pin | Α            | В            | ab  | С             | D             | cd  | Е            | F            | ef  |
|-----|--------------|--------------|-----|---------------|---------------|-----|--------------|--------------|-----|
| 1   | PXIe_CLK100+ | PXIe_CLK100- | GND | PXIe_SYNC100+ | PXIe_SYNC100- | GND | PXIe_DSTARC+ | PXIe_DSTARC- | GND |
| 2   | PRSNT#       | PWREN#       | GND | PXIe_DSTARB+  | PXIe_DSTARB-  | GND | PXIe_DSTARA+ | PXIe_DSTARA- | GND |
| 3   | SMBDAT       | SMBCLK       | GND | RSV           | RSV           | GND | RSV          | RSV          | GND |
| 4   | MPWRGD*      | PERST#       | GND | RSV           | RSV           | GND | 1RefClk+     | lRefClk-     | GND |
| 5   | 1PETp0       | 1PETn0       | GND | 1PERp0        | 1PERn0        | GND | 1PETp1       | 1PETn1       | GND |
| 6   | 1PETp2       | 1PETn2       | GND | 1PERp2        | 1PERn2        | GND | 1PERp1       | 1PERn1       | GND |
| 7   | 1PETp3       | 1PETn3       | GND | 1PERp3        | 1PERn3        | GND | 1PETp4       | 1PETn4       | GND |
| 8   | 1PETp5       | 1PETn5       | GND | 1PERp5        | 1PERn5        | GND | 1PERp4       | 1PERn4       | GND |
| 9   | 1PETp6       | 1PETn6       | GND | 1PERp6        | 1PERn6        | GND | 1PETp7       | 1PETn7       | GND |
| 10  | RSV          | RSV          | GND | RSV           | RSV           | GND | 1PERp7       | 1PERn7       | GND |

Table B-8. XP4 Connector Pinout for the System Timing Slot

| Pin | Z   | Α              | В         | С         | D            | Е         | F   |
|-----|-----|----------------|-----------|-----------|--------------|-----------|-----|
| 1   | GND | GA4            | GA3       | GA2       | GA1          | GA0       | GND |
| 2   | GND | 5Vaux          | GND       | SYSEN#    | WAKE#        | ALERT#    | GND |
| 3   | GND | 12V            | 12V       | GND       | GND          | GND       | GND |
| 4   | GND | GND            | GND       | 3.3V      | 3.3V         | 3.3V      | GND |
| 5   | GND | PXI_TRIG3      | PXI_TRIG4 | PXI_TRIG5 | GND          | PXI_TRIG6 | GND |
| 6   | GND | PXI_TRIG2      | GND       | ATNLED    | PXI_CLK10_IN | PXI_CLK10 | GND |
| 7   | GND | PXI_TRIG1      | PXI_TRIG0 | ATNSW#    | GND          | PXI_TRIG7 | GND |
| 8   | GND | PXIe_SYNC_CTRL | GND       | RSV       | PXI_LBL6     | PXI_LBR6  | GND |

# **Peripheral Slot Pinouts**

| Pin   | Z   | Α        | В        | С        | D       | Е        | F   |
|-------|-----|----------|----------|----------|---------|----------|-----|
| 25    | GND | 5V       | REQ64#   | ENUM#    | 3.3V    | 5V       | GND |
| 24    | GND | AD[1]    | 5V       | V(I/O)   | AD[0]   | ACK64#   | GND |
| 23    | GND | 3.3V     | AD[4]    | AD[3]    | 5V      | AD[2]    | GND |
| 22    | GND | AD[7]    | GND      | 3.3V     | AD[6]   | AD[5]    | GND |
| 21    | GND | 3.3V     | AD[9]    | AD[8]    | M66EN   | C/BE[0]# | GND |
| 20    | GND | AD[12]   | GND      | V(I/O)   | AD[11]  | AD[10]   | GND |
| 19    | GND | 3.3V     | AD[15]   | AD[14]   | GND     | AD[13]   | GND |
| 18    | GND | SERR#    | GND      | 3.3V     | PAR     | C/BE[1]# | GND |
| 17    | GND | 3.3V     | IPMB_SCL | IPMB_SDA | GND     | PERR#    | GND |
| 16    | GND | DEVSEL#  | GND      | V(I/O)   | STOP#   | LOCK#    | GND |
| 15    | GND | 3.3V     | FRAME#   | IRDY#    | BD_SEL# | TRDY#    | GND |
| 12-14 |     |          | •        | Key Area |         |          |     |
| 11    | GND | AD[18]   | AD[17]   | AD[16]   | GND     | C/BE[2]# | GND |
| 10    | GND | AD[21]   | GND      | 3.3V     | AD[20]  | AD[19]   | GND |
| 9     | GND | C/BE[3]# | IDSEL    | AD[23]   | GND     | AD[22]   | GND |
| 8     | GND | AD[26]   | GND      | V(I/O)   | AD[25]  | AD[24]   | GND |
| 7     | GND | AD[30]   | AD[29]   | AD[28]   | GND     | AD[27]   | GND |
| 6     | GND | REQ#     | GND      | 3.3V     | CLK     | AD[31]   | GND |
| 5     | GND | BRSVP1A5 | BRSVP1B5 | RST#     | GND     | GNT#     | GND |
| 4     | GND | IPMB_PWR | HEALTHY  | V(I/O)   | INTP    | INTS     | GND |
| 3     | GND | INTA#    | INTB#    | INTC#    | 5V      | INTD#    | GND |
| 2     | GND | тск      | 5V       | TMS      | TDO     | TDI      | GND |
| 1     | GND | 5V       | -12V     | TRST#    | +12V    | 5V       | GND |

Table B-9. P1 Connector Pinout for the Peripheral Slot

| Pin | Z   | Α           | В         | С         | D         | Е         | F   |
|-----|-----|-------------|-----------|-----------|-----------|-----------|-----|
| 22  | GND | GA4         | GA3       | GA2       | GA1       | GA0       | GND |
| 21  | GND | PXI_LBR0    | GND       | PXI_LBR1  | PXI_LBR2  | PXI_LBR3  | GND |
| 20  | GND | PXI_LBR4    | PXI_LBR5  | PXI_LBL0  | GND       | PXI_LBL1  | GND |
| 19  | GND | PXI_LBL2    | GND       | PXI_LBL3  | PXI_LBL4  | PXI_LBL5  | GND |
| 18  | GND | PXI_TRIG3   | PXI_TRIG4 | PXI_TRIG5 | GND       | PXI_TRIG6 | GND |
| 17  | GND | PXI_TRIG2   | GND       | RSV       | PXI_STAR  | PXI_CLK10 | GND |
| 16  | GND | PXI_TRIG1   | PXI_TRIG0 | RSV       | GND       | PXI_TRIG7 | GND |
| 15  | GND | PXI_BRSVA15 | GND       | RSV       | PXI_LBL6  | PXI_LBR6  | GND |
| 14  | GND | RSV         | RSV       | RSV       | GND       | RSV       | GND |
| 13  | GND | RSV         | GND       | V(I/O)    | RSV       | RSV       | GND |
| 12  | GND | RSV         | RSV       | RSV       | GND       | RSV       | GND |
| 11  | GND | RSV         | GND       | V(I/O)    | RSV       | RSV       | GND |
| 10  | GND | RSV         | RSV       | RSV       | GND       | RSV       | GND |
| 9   | GND | RSV         | GND       | V(I/O)    | RSV       | RSV       | GND |
| 8   | GND | RSV         | RSV       | RSV       | GND       | RSV       | GND |
| 7   | GND | RSV         | GND       | V(I/O)    | RSV       | RSV       | GND |
| 6   | GND | RSV         | RSV       | RSV       | GND       | RSV       | GND |
| 5   | GND | RSV         | GND       | V(I/O)    | RSV       | RSV       | GND |
| 4   | GND | V(I/O)      | 64EN#     | RSV       | GND       | RSV       | GND |
| 3   | GND | PXI_LBR7    | GND       | PXI_LBR8  | PXI_LBR9  | PXI_LBR10 | GND |
| 2   | GND | PXI_LBR11   | PXI_LBR12 | UNC       | PXI_LBL7  | PXI_LBL8  | GND |
| 1   | GND | PXI_LBL9    | GND       | PXI_LBL10 | PXI_LBL11 | PXI_LBL12 | GND |

**Table B-10.** P2 Connector Pinout for the Peripheral Slot

# **Hybrid Slot Pinouts**

|       |     | 1        | 1        | 1        |         |          | 1   |
|-------|-----|----------|----------|----------|---------|----------|-----|
| Pin   | Z   | Α        | В        | С        | D       | Е        | F   |
| 25    | GND | 5V       | REQ64#   | ENUM#    | 3.3V    | 5V       | GND |
| 24    | GND | AD[1]    | 5V       | V(I/O)   | AD[0]   | ACK64#   | GND |
| 23    | GND | 3.3V     | AD[4]    | AD[3]    | 5V      | AD[2]    | GND |
| 22    | GND | AD[7]    | GND      | 3.3V     | AD[6]   | AD[5]    | GND |
| 21    | GND | 3.3V     | AD[9]    | AD[8]    | M66EN   | C/BE[0]# | GND |
| 20    | GND | AD[12]   | GND      | V(I/O)   | AD[11]  | AD[10]   | GND |
| 19    | GND | 3.3V     | AD[15]   | AD[14]   | GND     | AD[13]   | GND |
| 18    | GND | SERR#    | GND      | 3.3V     | PAR     | C/BE[1]# | GND |
| 17    | GND | 3.3V     | IPMB_SCL | IPMB_SDA | GND     | PERR#    | GND |
| 16    | GND | DEVSEL#  | GND      | V(I/O)   | STOP#   | LOCK#    | GND |
| 15    | GND | 3.3V     | FRAME#   | IRDY#    | BD_SEL# | TRDY#    | GND |
| 12-14 |     |          |          | Key Area |         |          |     |
| 11    | GND | AD[18]   | AD[17]   | AD[16]   | GND     | C/BE[2]# | GND |
| 10    | GND | AD[21]   | GND      | 3.3V     | AD[20]  | AD[19]   | GND |
| 9     | GND | C/BE[3]# | IDSEL    | AD[23]   | GND     | AD[22]   | GND |
| 8     | GND | AD[26]   | GND      | V(I/O)   | AD[25]  | AD[24]   | GND |
| 7     | GND | AD[30]   | AD[29]   | AD[28]   | GND     | AD[27]   | GND |
| 6     | GND | REQ#     | GND      | 3.3V     | CLK     | AD[31]   | GND |
| 5     | GND | BRSVP1A5 | BRSVP1B5 | RST#     | GND     | GNT#     | GND |
| 4     | GND | IPMB_PWR | HEALTHY# | V(I/O)   | INTP    | INTS     | GND |
| 3     | GND | INTA#    | INTB#    | INTC#    | 5V      | INTD#    | GND |
| 2     | GND | тск      | 5V       | TMS      | TDO     | TDI      | GND |
| 1     | GND | 5V       | -12V     | TRST#    | +12V    | 5V       | GND |

Table B-11. P1 Connector Pinout for the Hybrid Slot

| Pin | Α            | В            | ab  | С             | D             | cd  | Е            | F            | ef  |
|-----|--------------|--------------|-----|---------------|---------------|-----|--------------|--------------|-----|
| 1   | PXIe_CLK100+ | PXIe_CLK100- | GND | PXIe_SYNC100+ | PXIe_SYNC100- | GND | PXIe_DSTARC+ | PXIe_DSTARC- | GND |
| 2   | PRSNT#       | PWREN#       | GND | PXIe_DSTARB+  | PXIe_DSTARB-  | GND | PXIe_DSTARA+ | PXIe_DSTARA- | GND |
| 3   | SMBDAT       | SMBCLK       | GND | RSV           | RSV           | GND | RSV          | RSV          | GND |
| 4   | MPWRGD*      | PERST#       | GND | RSV           | RSV           | GND | 1RefClk+     | 1RefClk-     | GND |
| 5   | 1PETp0       | 1PETn0       | GND | 1PERp0        | 1PERn0        | GND | 1PETp1       | 1PETn1       | GND |
| 6   | 1PETp2       | 1PETn2       | GND | 1PERp2        | 1PERn2        | GND | 1PERp1       | 1PERn1       | GND |
| 7   | 1PETp3       | 1PETn3       | GND | 1PERp3        | 1PERn3        | GND | 1PETp4       | 1PETn4       | GND |
| 8   | 1PETp5       | 1PETn5       | GND | 1PERp5        | 1PERn5        | GND | 1PERp4       | 1PERn4       | GND |
| 9   | 1PETp6       | 1PETn6       | GND | 1PERp6        | 1PERn6        | GND | 1PETp7       | 1PETn7       | GND |
| 10  | RSV          | RSV          | GND | RSV           | RSV           | GND | 1PERp7       | 1PERn7       | GND |

 Table B-12.
 XP3 Connector Pinout for the Hybrid Slot

**Table B-13.** XP4 Connector Pinout for the Hybrid Slot

| Pin | Z   | Α         | В         | С         | D        | Е         | F   |
|-----|-----|-----------|-----------|-----------|----------|-----------|-----|
| 1   | GND | GA4       | GA3       | GA2       | GA1      | GA0       | GND |
| 2   | GND | 5Vaux     | GND       | SYSEN#    | WAKE#    | ALERT#    | GND |
| 3   | GND | 12V       | 12V       | GND       | GND      | GND       | GND |
| 4   | GND | GND       | GND       | 3.3V      | 3.3V     | 3.3V      | GND |
| 5   | GND | PXI_TRIG3 | PXI_TRIG4 | PXI_TRIG5 | GND      | PXI_TRIG6 | GND |
| 6   | GND | PXI_TRIG2 | GND       | ATNLED    | PXI_STAR | PXI_CLK10 | GND |
| 7   | GND | PXI_TRIG1 | PXI_TRIG0 | ATNSW#    | GND      | PXI_TRIG7 | GND |
| 8   | GND | RSV       | GND       | RSV       | PXI_LBL6 | PXI_LBR6  | GND |

# Technical Support and Professional Services

Visit the following sections of the award-winning National Instruments Web site at ni.com for technical support and professional services:

- **Support**—Technical support at ni.com/support includes the following resources:
  - Self-Help Technical Resources—For answers and solutions, visit ni.com/support for software drivers and updates, a searchable KnowledgeBase, product manuals, step-by-step troubleshooting wizards, thousands of example programs, tutorials, application notes, instrument drivers, and so on. Registered users also receive access to the NI Discussion Forums at ni.com/forums. NI Applications Engineers make sure every question submitted online receives an answer.
  - Standard Service Program Membership—This program entitles members to direct access to NI Applications Engineers via phone and email for one-to-one technical support as well as exclusive access to on demand training modules via the Services Resource Center. NI offers complementary membership for a full year after purchase, after which you may renew to continue your benefits.

For information about other technical support options in your area, visit ni.com/services, or contact your local office at ni.com/contact.

- **Training and Certification**—Visit ni.com/training for self-paced training, eLearning virtual classrooms, interactive CDs, and Certification program information. You also can register for instructor-led, hands-on courses at locations around the world.
- System Integration—If you have time constraints, limited in-house technical resources, or other project challenges, National Instruments Alliance Partner members can help. To learn more, call your local NI office or visit ni.com/alliance.

• Declaration of Conformity (DoC)—A DoC is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification.

If you searched ni.com and could not find the answers you need, contact your local office or NI corporate headquarters. Phone numbers for our worldwide offices are listed at the front of this manual. You also can visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

| Symbol | Prefix | Value           |
|--------|--------|-----------------|
| р      | pico   | 10-12           |
| n      | nano   | 10-9            |
| μ      | micro  | 10-6            |
| m      | milli  | 10-3            |
| k      | kilo   | 10 <sup>3</sup> |
| М      | mega   | 106             |
| G      | giga   | 109             |
| Т      | tera   | 1012            |

## Symbols

| 0      | Degrees.                               |
|--------|--|
| ≥      | Equal or greater than.                 |
| $\leq$ | Equal or less than.                    |
| %      | Percent.                               |
| A      |  |
| А      | Amperes.                               |
| AC     | Alternating current.                   |
| ANSI   | American National Standards Institute. |
| Auto   | Automatic fan speed control.           |
| AWG    | American Wire Gauge.                   |

### B

| backplane   | An assembly, typically a printed circuit board, with connectors and signal paths that bus the connector pins.   |
|-------------|---|
| BNC         | Bayonet Neill Concelman connector; a commonly used coaxial connector.   |
| C           |   |
| С           | Celsius.  |
| cfm         | Cubic feet per minute.  |
| CFR         | Code of Federal Regulations.  |
| cm          | Centimeters.  |
| CompactPCI  | An adaptation of the Peripheral Component Interconnect (PCI)<br>Specification 2.1 or later for industrial and/or embedded applications<br>requiring a more robust mechanical form factor than desktop PCI. It<br>uses industry standard mechanical components and high-performance<br>connector technologies to provide an optimized system intended for rugged<br>applications. It is electrically compatible with the PCI Specification, which<br>enables low-cost PCI components to be utilized in a mechanical form factor<br>suited for rugged environments. |
| CSA         | Canadian Standards Association.   |
| D           |   |
| daisy-chain | A method of propagating signals along a bus, in which the devices are prioritized on the basis of their position on the bus.  |
| DB-9        | A 9-pin D-SUB connector.  |
| DC          | Direct current.   |
| DoC         | Declaration of Conformity.  |
| D-SUB       | Subminiature D connector.   |

# Ε

| efficiency      | Ratio of output power to input power, expressed as a percentage.   |
|-----------------|--|
| EIA             | Electronic Industries Association.   |
| EMC             | Electromagnetic Compatibility.   |
| EMI             | Electromagnetic Interference.  |
| F               |  |
| FCC             | Federal Communications Commission.   |
| filler panel    | A blank module front panel used to fill empty slots in the chassis.  |
| G               |  |
| g               | (1) grams; (2) a measure of acceleration equal to $9.8 \text{ m/s}^2$ .  |
| GPIB            | General Purpose Interface Bus (IEEE 488).  |
| grms            | A measure of random vibration. The root mean square of acceleration<br>levels in a random vibration test profile.        |
| н               |  |
| hr              | Hours.   |
| Hz              | Hertz; cycles per second.  |
| I               |  |
| IEC             | International Electrotechnical Commission; an organization that sets international electrical and electronics standards. |
| IEEE            | Institute of Electrical and Electronics Engineers.   |
| I <sub>MP</sub> | Mainframe peak current.  |

#### Glossary

| in.             | Inches.  |
|-----------------|--|
| inhibit         | To turn off.   |
| J               |  |
| jitter          | A measure of the small, rapid variations in clock transition times from their nominal regular intervals. Units: seconds RMS.   |
| К               |  |
| kg              | Kilograms.   |
| km              | Kilometers.  |
| L               |  |
| lb              | Pounds.  |
| LED             | Light emitting diode.  |
| line regulation | The maximum steady-state percentage that a DC voltage output will change as a result of a specified change in input AC voltage (step change from 90 to 132 VAC or 180 to 264 VAC). |
| load regulation | The maximum steady-state percentage that a DC voltage output will change as a result of a step change from no-load to full-load output current.                                    |
| Μ               |  |
| m               | Meters.  |
| MHz             | Megahertz. One million Hertz; one Hertz equals one cycle per second.   |
| mi              | Miles.   |
| ms              | Milliseconds.  |
| MTBF            | Mean time between failure.   |
| MTTR            | Mean time to repair.   |

## Ν

| NEMA | National Electrical Manufacturers Association. |
|------|--|
|      |  |

NI National Instruments.

### Ρ

| power supply shuttle | A removable module that contains the chassis power supply. |
|----------------------|--|
| PXI                  | PCI eXtensions for Instrumentation.                        |
| PXI_CLK10            | 10 MHz PXI system reference clock.                         |

### R

| RH  | Relative humidity. |
|-----|--------------------|
| RMS | Root mean square.  |

### S

| S                 | Seconds.  |
|-------------------|---|
| skew              | Deviation in signal transmission times.   |
| slot blocker      | An assembly installed into an empty slot to improve the airflow in adjacent slots.  |
| standby           | The backplane is unpowered (off), but the chassis is still connected to AC power mains.   |
| System controller | A module configured for installation in Slot 1 of a PXI chassis. This device<br>is unique in the PXI system in that it performs the system controller<br>functions, including clock sourcing and arbitration for data transfers across<br>the backplane. Installing such a device into any other slot can damage the<br>device, the PXI backplane, or both. |

| system reference<br>clock | A 10 MHz clock, also called PXI_CLK10, that is distributed to all peripheral slots in the chassis, as well as a BNC connector on the rear of chassis labeled <i>10 MHz REF OUT</i> . The system reference clock can be used for synchronization of multiple modules in a measurement or control system. The 10 MHz REF IN and OUT BNC connectors on the rear of the chassis can be used to synchronize multiple chassis to one reference clock. The PXI backplane specification defines implementation guidelines for PXI_CLK10. |
|---------------------------|--|
| System Timing slot        | This slot is located at slot 4 and has dedicated trigger lines to other slots.   |
| т                         |  |
| TTL                       | Transistor-transistor logic.   |
| U                         |  |
| UL                        | Underwriter's Laboratories.  |
| V                         |  |
| V                         | Volts.   |
| VAC                       | Volts alternating current.   |
| $V_{pp}$                  | Peak-to-peak voltage.  |
| W                         |  |
| W                         | Watts.   |

# Index

### A

AC power cables (table), 1-2

### B

backplane hybrid peripheral slots, 1-7 interoperability with CompactPCI, 1-6 overview, 1-6 PXI Express peripheral slots, 1-8 PXI local bus, routing, 1-9 PXI peripheral slots, 1-7 PXIe\_SYNC\_CTRL, 1-14 specifications, A-7 system controller slot, 1-6 system reference clock, 1-11 default behavior (figure), 1-12 routing (figure), 1-12 system timing slot, 1-8 trigger bus, 1-10

### C

cables, power (table), 1-2 CE compliance, specifications, A-6 chassis ambient temperature definitions, 2-4 chassis cooling considerations ambient temperature definitions, 2-4 clearances, 2-2 figure, 2-3 vents (figure), 2-4 chassis initialization file, 2-16 chassis ventilation (figure), 2-4 clearances for chassis cooling, 2-2 figure, 2-3 CLK10 rear connectors, 2-12 CompactPCI interoperability with NI PXIe-1065 backplane, 1-6 configuration in MAX (figure), 2-13 configuration. *See* installation, configuration, and operation connector pinouts. *See* pinouts conventions used in the manual, *vii* cooling air cooling of PXIe-1065 chassis, 2-2 filler panel installation, 2-5 setting fan speed, 2-5 slot blocker installation, 2-5

### D

DB-9 connector pinout (table), 2-10 power supply voltages (table), 2-11 Declaration of Conformity (NI resources), C-2 diagnostic tools (NI resources), C-1 dimensions (figure), A-11, A-12 documentation conventions used in manual, *vii* NI resources, C-1 related documentation, *viii* drivers (NI resources), C-1

### Ε

electromagnetic compatibility, A-5 EMC filler panel kit, 1-5 environmental management, specifications, A-6 WEEE information, A-6 examples (NI resources), C-1 external clock source specifications, A-8

### F

fan, setting speed, 2-5 filler panel installation, 2-5

### G

ground, connecting, 2-5

### Η

help, technical support, C-1 hybrid peripheral slots, description, 1-7 hybrid slot pinouts P1 connector (table), B-7 XP3 connector (table), B-8 XP4 connector (table), B-8

# I

IEC 320 inlet, 1-5, 2-6 inhibit mode switch, 2-12 installation, configuration, and operation chassis initialization file, 2-16 configuration in MAX (figure), 2-13 connecting safety ground, 2-5 filler panel installation, 2-5 installing a PXI Express system controller, 2-6 figure, 2-7 module installation CompactPCI or PXI modules (figure), 2-9 peripheral module installation, 2-8 figure, 2-9 PXI Express configuration in MAX, 2-12 PXI Express system controller installed in a NI PXIe-1065 chassis (figure), 2-8 PXI-1 configuration in MAX, 2-13 rack mounting, 2-5 remote voltage monitoring and inhibiting interface, 2-10

setting fan speed, 2-5 site considerations, 2-2 slot blocker installation, 2-5 testing power up, 2-6 unpacking the PXIe-1065, 1-1 installing a PXI Express system controller (figure), 2-7 instrument drivers (NI resources), C-1 interoperability with CompactPCI, 1-6

### K

key features, 1-2 kit contents, 1-1 KnowledgeBase, C-1

### L

local bus, routing (figure), 1-10

#### Μ

maintenance of NI PXIe-1065 chassis, 3-1 cleaning exterior cleaning, 3-2 interior cleaning, 3-1 preparation, 3-1 resetting the AC mains circuit breaker, 3-2 service interval, 3-1 static discharge damage (caution), 3-1

#### Ν

National Instruments support and services, C-1 NI PXIe-1065 fan speed, setting, 2-5 front view (figure), 1-4 installation. *See* installation, configuration, and operation

key features, 1-2 maintenance. See maintenance of NI PXIe-1065 chassis optional equipment, 1-5 rack mounting, 2-5 rear view of NI PXIe-1065 chassis, 1-5 safety ground, connecting, 2-5 unpacking, 1-1 NI PXIe-1065 backplane hybrid peripheral slots, 1-7 interoperability with CompactPCI, 1-6 overview, 1-6 PXI Express peripheral slots, 1-8 PXI local bus, routing, 1-9 PXI peripheral slots, 1-7 PXIe\_SYNC\_CTRL, 1-14 using as restart (figure), 1-14 specifications, A-7 system controller slot, 1-6 system reference clock, 1-11 default behavior (figure), 1-12 routing (figure), 1-12 system timing slot, 1-8 trigger bus, 1-10 NI support and services, C-1

## 0

optional equipment, 1-5

### Ρ

peripheral module installation, 2-8 figure, 2-9 peripheral slot pinouts P1 connector (table), B-5 P2 connector (table), B-6 pinouts, B-1 DB-9 connector (table), 2-10 power cables (table), 1-2 power inhibit switch LED indicator, 2-10 power supply connecting to, 2-6 remote voltage monitoring and inhibiting interface, 2-10 replacing, 3-3 configuration, 3-4 connecting safety ground, 3-4 connecting to power source, 3-4 installation, 3-3 removal, 3-3 voltages at voltage monitoring connector (DB-9) (table), 2-10 power up, testing, 2-6 programming examples (NI resources), C-1 PXI differential star trigger specifications (PXIe-DSTARA, PXIe-DSTARB, PXIe-DSTARC), A-9 PXI Express configuration in MAX, 2-12 PXI Express peripheral slots, description, 1-8 PXI Express system controller, 2-6 figure, 2-7 installing in a NI PXIe-1065 chassis (figure), 2-8 PXI local bus, routing, 1-9 PXI peripheral slots, description, 1-7 PXI star trigger specifications, A-9 PXI star, routing, 1-9 PXI-1 configuration in MAX, 2-13 PXIe DSTAR, routing, 1-9 PXIe SYNC CTRL, 1-14 using as restart (figure), 1-14 PXIe SYNC CTRL specifications, A-9

### R

rack mount kit dimensions (figure), A-13 rack mounting, 2-5 kit, 1-5 recycling hardware, A-6 related documentation, *viii*  remote voltage monitoring and inhibiting interface, 2-10 replacing the power supply, 3-3

### S

safety and caution notices, 2-1 safety ground, connecting, 2-5 safety, specifications, A-5 service interval. 3-1 setting fan speed, 2-5 slot blocker installation, 2-5 kit, 1-6 software (NI resources), C-1 specifications acoustic emissions sound power, A-5 sound pressure level (at operator position), A-5 backplane 10 MHz system reference clock (PXI\_CLK10), A-7 100 MHz Reference Out BNC, A-8 100 MHz system reference clock (PXIe CLK100 and PXIe\_SYNC100), A-7 CE compliance, A-6 chassis cooling, A-3 dimensions (figure), A-11, A-12 electrical AC input, A-1 DC output, A-2 electromagnetic compatibility, A-5 environmental operating environment, A-4 storage environment, A-4 environmental management, A-6 WEEE information, A-6 external clock source, A-8

mechanical, A-9 online product certification, A-6 PXI differential star triggers (PXIe-DSTARA, PXIe-DSTARB, PXIe-DSTARC), A-9 PXI star trigger, A-9 PXIe SYNC CTRL, A-9 rack mount kit dimensions (figure), A-13 safety, A-5 shock and vibration, A-4 system reference clocks, A-7 static discharge damage (caution), 3-1 support, technical, C-1 system controller slot description, 1-6 pinouts XP1 connector (table), B-2 XP2 connector (table), B-2 XP3 connector (table), B-2 XP4 connector (table), B-3 system reference clock, 1-11 default behavior (figure), 1-12 routing (figure), 1-12 specifications, A-7 system timing slot description, 1-8 pinouts TP1 connector (table), B-3 TP2 connector (table), B-4 XP3 connector (table), B-4 XP4 connector (table), B-4

### T

technical support, C-1 testing power up, 2-6 training and certification (NI resources), C-1 trigger bus, 1-10 troubleshooting (NI resources), C-1

### U

unpacking the NI PXIe-1065 chassis, 1-1

### V

voltage monitoring connector. *See* DB-9 connector voltages at voltage monitoring connector (DB-9) (table), 2-11

### W

Web resources, C-1 WEEE information, A-6